z990 and z9-109 Performance and Capacity Planning Issues

Cheryl Watson
Session 501; CMG2005 in Orlando
December 8, 2005

Watson & Walker, Inc.
home of Cheryl Watson's TUNING Letter, CPU Chart, BoxScore & GoalTender
Several installations found that their new z990 processors were not performing as expected. Were their beginning expectations unrealistic? Do the new configurations require a different level of tuning? Are the machines not performing according to LSPR expectations? You may find that one or more of these is true in your case. Whether you have z990 processors currently installed, or are planning on ordering a z990 or a newer z9-109, this is an extremely important session. The session is given by Cheryl Watson, who has an intense interest in these new machines and extensive experience in comparative performance studies. Her recommendations will definitely provide valuable insights and knowledge.
z990 & z9-109 Expectations

- z990 & z9-109 Introduction
- Determining Processor Capacity
- OS/390 R10 LSPRs
- z900 OS/390 LSPRs
- z/OS 1.4 LSPRs
- z990 z/OS LSPRs
- z900 versus z990 Performance
- Latest z/OS 1.6 LSPRs
- z990 versus z9-109 Performance
- Recommendations
z990 Introduction

- 32 models
  - 1-way - 450 MIPS; 32-way - 5058 MIPS
- Speed of 450 MIPS is almost double the uni-processor speed of the z900 (234 MIPS)
- Higher bandwidth, more channels, more storage
- Lower cost software due to MSU reduction (about 10%)

Results:
- Increasing capacity with a z990 makes for extremely happy customers
- Keeping the same capacity with a z990 can produce disappointment unless you size correctly
z9-109 Introduction

- 54 models
  - 1-way - 581 MIPS; 54-way - 17802 MIPS (multi-image)
  - 1-way – 608 MIPS; 32-way – 11687 MIPS (single image)
- Speed of 608 MIPS is about 35% faster than the uni-processor speed of the z990 (450 MIPS)
- Higher bandwidth, more channels, more storage
- Lower cost software due to MSU reduction (another 10% below z990)
- Results:
  - Still to be determined, but price/performance looks great
  - Upgrade by each CP will be costly due to software
Capacity of Processors

- No independent analysis of processors
- IBM creates and runs their own benchmark jobs. Results published in their Large Systems Performance Reference (LSPR) - [www.ibm.com/servers/eserver/zseries/lspr](http://www.ibm.com/servers/eserver/zseries/lspr)
- Results are shown as ITR (Internal Throughput Rate) ratios comparing the CPU usage between two benchmarked machines
- Basis for the determination of MIPS, MSUs and SUs
- We greatly respect and appreciate the amount of time, effort and cost that goes into these benchmarks – the IBM LSPR team does an excellent job!
Challenges in Creating LSPRs

- Hardware architecture changes
  - Change in placement of the CVB/CVD instructions on the 9672 machines resulted in poor performance for COBOL subscripting programs
  - Change in how high-speed cache is handled made a huge difference in z900 performance for jobs that modify data within 256 bytes of the instructions doing the modifying
  - The size of high-speed cache, architecture of cache and size of storage can significantly alter results
Challenges in Creating LSPRs

- The workloads change
  - Newer applications are using more floating point, Java, C/C++ code and UNIX services
  - Subsystems may require new facilities that are only available on new systems (e.g. DB2 *loves* 64-bit)

- Software changes
  - Latest software can only run on the latest hardware due to instruction requirements or new facilities (e.g. you must run in 64-bit mode for z/OS on a zSeries machine, but can only run in 31-bit mode on a 9672)
OS/390 R10 LSPRs

- IBM runs a set of benchmark jobs on new machines and compares the performance of the jobs to older machines.
- IBM then publishes the results as ITRRs (internal throughput rate ratios) in their LSPR.
  - ITRRs are ratios between two machines, and the base machine often changes.
  - MIPS, MSUs and service units are roughly based on these ITRRs.
The original z900 LSPRs were run on OS/390 R10
Base machine was the z900 2064-1C1 (Dec2001)
z900 workloads consisted of:
  - CB84 – Short commercial batch (31-bit)
  - TSO – Interactive TSO (64-bit)
  - CICS/DB2 – CICS work using DB2 (64-bit)
  - IMS – IMS work (31-bit)
  - CBW2 – Long commercial batch with heavy DB2 (31-bit)
  - FPC1 – Floating point/scientific work (31-bit)

The MIX workload is the harmonic mean of CB84, TSO, CICS/DB2 and IMS
z900 Total MIPS by Workload
MIPS by CP (z900 and z990)
z900 Observations

- CBW2 and FPC1 (which aren't part of MIX) get much higher MIPS ratings than other workloads
- MIX is not a good indicator of CBW2 and FPC1 work, but is a good average of the other workloads
- But MIX is the average of unlike environments (31-bit and 64-bit), so it is almost meaningless
- This is the basis for most analysts’ average MIPS ratings
- The MP (multi-processing) factor plays an important part in effective speed
- At higher MPs, the range of performance and capacity causes larger differences in workloads
May 2003 – new LSPRs run on z/OS 1.4 in 64-bit mode
Base machine is z990-2084-301
z990 workloads are:
- CB-S – Short commercial batch (similar to CB84)
- CB-L – Long commercial batch (similar to CBW2)
- OLTP-W – Web-enabled online work (similar to CICS/DB2)
- OLTP-T – Traditional online work (similar to IMS)
- WASDB – WebSphere Application Server and Data Base (new workload)

TSO and FPC1 no longer used in benchmarking

The MIX workload is the harmonic mean of CB-S, CB-L, OLTP-W, OLTP-T and WASDB
z900 OS/390 vs z/OS LSPRs

- Different base machine
- Different combination of workloads (25% CB84, TSO, CICS/DB2, IMS versus 20% CB-S, CB-L, OLTP-W, OLTP-T, WASDB) to get MIX
- All workloads are 64-bit in z/OS (only TSO and CICS/DB2 are 64-bit in OS/390)
- No TSO workload
- CB-L (like old CBW2, which wasn't close to the average) is now included
z900 MIX MIPS

CPs vs MIPS

- z/OS 1.4 MIX
- OS/390 R10 MIX
LSPR Observations

- MIX (average) MIPS are lower using z/OS LSPRs on smaller MPs, but higher using z/OS LSPRs on larger MPs
- CB-L and WASDB account for most of the increase on larger MPs
- OS/390 R10 LSPRs are the last available for 9672s
z990 Total MIPS (32-way)
z990 Total MIPS (16-way)
z900/z990 MIPS by CP
z990 Observations

- MIX MIPS are higher when you have more CPs due to the inclusion of higher rated CB-L and WASDB.
- 17-way to 32-way configurations show less degradation – it’s two single image LPARs.
- Much greater difference between CB-L and CB-S MIPS per CP on z990.
- CB-L shows less degradation than CB-S at higher MPs.
z900 versus z990

- We started hearing about z990 disappointments in early November 2003
- Workloads weren't meeting expectations on moves from z900 to z990
- Many sites were seeing underperformance of between 8% to 12%, using standard workload analyses
- This underperformance was seen in users' analyses and via our BoxScore product
**Boxscore/Batch**

15:04 Monday, March 8, 2004  56

Percent of Change - Observed = 85.9, Expected = 102.4

SYSA - Upgrade to z990

Plot of CV*PERCENT. Symbol used is ‘*’.

---

Cheryl Watson – CMG 2005 – 501
## Summary - CPU per I/O

The work analyzed during this period experienced a 46.2% decrease in CPU time per I/O between the two environments analyzed.

### BoxScore/BATCH: -11.1%

<table>
<thead>
<tr>
<th>STUDY</th>
<th>Expected</th>
<th>Observed</th>
<th>% Delta</th>
<th>Speed (MIPS/Logical CPU)</th>
<th>Expected</th>
<th>Observed</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>had 11.1% less</td>
<td>Max 2884.5</td>
<td>2520.3</td>
<td>-12.6%</td>
<td>Max 412.1</td>
<td>360.0</td>
<td></td>
</tr>
<tr>
<td>speed and capacity</td>
<td>+</td>
<td>+</td>
<td>-11.1%</td>
<td>Avg 335.6</td>
<td>298.2</td>
<td></td>
</tr>
<tr>
<td>than expected from</td>
<td>Avg 2349.0</td>
<td>2087.1</td>
<td>+</td>
<td>Avg 335.6</td>
<td>298.2</td>
<td></td>
</tr>
<tr>
<td>published performance</td>
<td>+</td>
<td>+</td>
<td>+</td>
<td>+</td>
<td>+</td>
<td></td>
</tr>
<tr>
<td>estimates.</td>
<td>Min 2349.0</td>
<td>1724.3</td>
<td>-26.6%</td>
<td>Min 335.6</td>
<td>246.3</td>
<td></td>
</tr>
</tbody>
</table>

### BoxScore/BATCH: -8.1%

<table>
<thead>
<tr>
<th>STUDY</th>
<th>Expected</th>
<th>Observed</th>
<th>% Delta</th>
<th>Speed (MIPS/Physical CPU)</th>
<th>Expected</th>
<th>Observed</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>had 8.1% less</td>
<td>Max 3982.5</td>
<td>3404.0</td>
<td>-14.5%</td>
<td>Max 398.3</td>
<td>340.4</td>
<td></td>
</tr>
<tr>
<td>speed and capacity</td>
<td>+</td>
<td>+</td>
<td>-8.1%</td>
<td>Avg 306.9</td>
<td>281.9</td>
<td></td>
</tr>
<tr>
<td>than expected from</td>
<td>Avg 3069.0</td>
<td>2818.9</td>
<td>+</td>
<td>Avg 306.9</td>
<td>281.9</td>
<td></td>
</tr>
<tr>
<td>published performance</td>
<td>+</td>
<td>+</td>
<td>+</td>
<td>+</td>
<td>+</td>
<td></td>
</tr>
<tr>
<td>estimates.</td>
<td>Min 3069.0</td>
<td>2328.9</td>
<td>-24.1%</td>
<td>Min 306.9</td>
<td>232.9</td>
<td></td>
</tr>
</tbody>
</table>

---

Cheryl Watson – CMG 2005 – 501
### z900 versus z990

**CPU Comparison**

<table>
<thead>
<tr>
<th>Item</th>
<th>Control</th>
<th>Study</th>
<th>Delta</th>
<th>% Delta</th>
<th>ITRR</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>System Identification:</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>System</td>
<td>SYSA</td>
<td>SYSA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Model-Version</td>
<td>2064-113</td>
<td>2084-310</td>
<td>*****</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Common name for processor</td>
<td>2064-113</td>
<td>2084-310</td>
<td>*****</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Manufacturer</td>
<td>IBM</td>
<td>IBM</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MVS release</td>
<td>z/OS 01.04</td>
<td>z/OS 01.04</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Architecture mode</td>
<td>64-bit</td>
<td>64-bit</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Central storage</td>
<td>12288MB</td>
<td>12288MB</td>
<td>0MB</td>
<td>0.0%</td>
<td></td>
<td>WWCB061-I # of log. CPU</td>
</tr>
<tr>
<td>Number of logical CPUs</td>
<td>11.0</td>
<td>7.0</td>
<td>-4.0</td>
<td>-36.4%</td>
<td></td>
<td>WWCB024-I # of phys. CP</td>
</tr>
<tr>
<td>Number of physical CPUs</td>
<td>13.0</td>
<td>10.0</td>
<td>-3.0</td>
<td>-23.1%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LPAR status</td>
<td>SHR</td>
<td>SHR</td>
<td></td>
<td></td>
<td></td>
<td>WWCB062-I LPAR used in</td>
</tr>
<tr>
<td>LPAR weight (avg)</td>
<td>660.0</td>
<td>460.0</td>
<td>-200</td>
<td>-30.3%</td>
<td></td>
<td>WWCB097-I IRD decreased</td>
</tr>
<tr>
<td>Number of active LPARs</td>
<td>6.0</td>
<td>6.0</td>
<td>0.0</td>
<td>10.0%</td>
<td></td>
<td>WWCB098-I # LPARs increcr</td>
</tr>
<tr>
<td>Total number of LPs in CEC</td>
<td>21.0</td>
<td>19.3</td>
<td>-1.7</td>
<td>-8.1%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LPAR LPs to CP ratio</td>
<td>1.6</td>
<td>1.9</td>
<td>0.3</td>
<td>19.5%</td>
<td></td>
<td>WWCB127-W LP to CP ratio</td>
</tr>
<tr>
<td>Weight of other LPARs (avg)</td>
<td>340.0</td>
<td>586.0</td>
<td>246.0</td>
<td>72.4%</td>
<td></td>
<td>WWCB127-W % of CEC decre</td>
</tr>
<tr>
<td>Percent of CEC this LPAR</td>
<td>66.0%</td>
<td>41.2%</td>
<td>-24.8</td>
<td>-37.6%</td>
<td></td>
<td>WWCB131-W % of CEC decre</td>
</tr>
<tr>
<td>Total CPU busy</td>
<td>801.9%</td>
<td>533.4%</td>
<td>-268.5</td>
<td>-33.5%</td>
<td></td>
<td>WWCB068-W CPU busy is lo</td>
</tr>
<tr>
<td>Avg CPU busy</td>
<td>72.9%</td>
<td>76.2%</td>
<td>3.3%</td>
<td>4.5%</td>
<td></td>
<td>WWCB131-W % of CEC decre</td>
</tr>
<tr>
<td>Max CPU busy</td>
<td>96.2%</td>
<td>98.4%</td>
<td>2.2%</td>
<td>2.3%</td>
<td></td>
<td>WWCB068-W CPU busy is lo</td>
</tr>
<tr>
<td>Min CPU busy</td>
<td>13.0%</td>
<td>13.7%</td>
<td>0.7%</td>
<td>5.4%</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Speed of one CPU (physical):</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Expected SU/second</td>
<td>8724.10</td>
<td>17003.18</td>
<td>8279.08</td>
<td>94.9%</td>
<td>1.95</td>
<td></td>
</tr>
<tr>
<td>Expected avg MIPS/CPU</td>
<td>151.6</td>
<td>306.9</td>
<td>155.3</td>
<td>102.4%</td>
<td>2.02</td>
<td>WWCB028-I Expected faste</td>
</tr>
<tr>
<td>Expected max MIPS/CPU</td>
<td>211.5</td>
<td>398.3</td>
<td>186.8</td>
<td>88.3%</td>
<td>1.88</td>
<td>WWCB096-I Weight increas</td>
</tr>
<tr>
<td>Expected min MIPS/CPU</td>
<td>151.6</td>
<td>306.9</td>
<td>155.3</td>
<td>102.4%</td>
<td>2.02</td>
<td>WWCB098-I # LPARs increca</td>
</tr>
<tr>
<td>Observed MIPS/CPU</td>
<td>151.6</td>
<td>281.9</td>
<td>130.3</td>
<td>85.5%</td>
<td>1.86</td>
<td>WWCB030-I CPU is faster</td>
</tr>
<tr>
<td>Change from predicted avg</td>
<td>-25.0</td>
<td>-81.1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Machine capacity (physical):</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Expected avg MIPS</td>
<td>1971.0</td>
<td>3069.0</td>
<td>1098.0</td>
<td>55.7%</td>
<td>1.56</td>
<td>WWCB032-I Expect more ca</td>
</tr>
<tr>
<td>Expected max MIPS</td>
<td>2749.5</td>
<td>3982.5</td>
<td>1233.0</td>
<td>44.8%</td>
<td>1.45</td>
<td>WWCB127-W LP to CP ratio</td>
</tr>
<tr>
<td>Expected min MIPS</td>
<td>1971.0</td>
<td>3069.0</td>
<td>1098.0</td>
<td>55.7%</td>
<td>1.56</td>
<td>WWCB129-W % of CEC increc</td>
</tr>
<tr>
<td>Observed MIPS</td>
<td>1971.0</td>
<td>2818.9</td>
<td>848.0</td>
<td>43.0%</td>
<td>1.43</td>
<td>WWCB034-I More capacity</td>
</tr>
<tr>
<td>Change from predicted avg</td>
<td>-250.1</td>
<td>-8.1%</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
z900 versus z990

- **Observations**
  - This example used the CB-S workload because the site had previously been using the CB84 workload successfully for years
  - Change in CPU time is consistent, but not meeting CB-S expectations
  - From the plot, this doesn't seem to appear to be a problem with just one type of job – it's all jobs
  - The 46.2% decrease is actual, but the -11.1% and -8.1% are interpretations based on expectations
z900 versus z990

Observations (cont.)

- On the CPU Comparison report, some interesting things to note: number of LPs, CPs and LP to CP ratio
- Storage changes can make a significant impact on certain types of jobs, such as sorts
- Watch the MIPS! In this case, -8.1% change in capacity amounts to 250 MIPS (IBM allows a +5% to -5% difference in capacity to meet their capacity projections)
z900 versus z990 (z9-109)

So why is this happening?

1. Moving to Fewer CPs
2. LPAR Configurations Change
3. Low I/O Density
4. 5% Variation Can Matter
5. Storage sizes usually increase and can change the behavior of some work, especially sorts
1. Moving to Fewer CPs

- Higher importance workloads tend to dominate the lower importance workloads
- Higher importance workloads have latent demand that takes more CPU
- Uni-processors have unique problems (many sites are now going to uni-processors for the first time)
2. LPAR Configurations

- Moving to fewer CPUs causes higher LP to CP ratio
- 2:1 or 3:1 ratios are acceptable, but 10:1 isn't
- This overhead shows up as higher TCB and SRB times
- Poor LPAR configurations can cause up to 30% overhead!
- Installations *MUST* plan on re-evaluating their LPAR assignments after configuration changes
3. Low I/O Density

- IBM says that low I/O density environments more closely match the CB-L workload than other workloads.
- Low I/O density is defined as having less than 30 DASD I/Os per second per unit of CPU usage as measured in MSUs.
- IBM says that 80% of sites have this condition (we found it to be closer to 100%).
- Free SAS program to calculate I/O density at www.watsonwalker.com/lowio.txt
3. Low I/O Density

- First identified by IBM in 1999 when sites upgraded from G4 to G5/G6 processors (which were significantly faster)
- Also occurs from z900 to z990 or z9-109 and from z990 to z9-109
- IBM has added a new customized workload to their internal tools called LOIO, which is a combination of 60% CB-L, 20% WASDB and 20% OLTP-W
- New LSPRs were updated on October 29, 2004 and include new workloads: LoIO and TI-Mix (Transaction-Intensive Mix)
- IBM's sizing tool, zPCR, includes these customized workloads
3. Low I/O Density

- If you have low I/O density, then you *must* do sizing using a customized workload rather than others (OLTP-T, CB-S, etc.)
- 100% of our customers have had to use the LOWIO workload for estimates
- If you use MIX MIPS or a standard workload, then you will probably not meet your expectations
3. Low I/O Density for z990
4. 5% Variation Can Matter

- 5% of the smallest z990 is about 22 MIPS (no big deal)
- 5% of the 16-way z990 is about 253 MIPS (BIG deal!)
- You need to have a performance guarantee from IBM (they say that one isn't really needed because they will keep customers happy – but we still think guarantees are important)
- Be careful of the +/- 5% variation in expected performance if it's a tight move
Question

- If LoIO applies to most installations and if LoIO represents the highest MIPS ratings, then why are any sites complaining?

- You have to look at the comparison between the z900 and z990
z900 versus z990

The chart compares the expected percentage change in performance for different CP configurations of the z900 and z990 systems. The x-axis represents the number of z990 CPUs, while the y-axis shows the percentage change. Different markers and colors indicate the performance change for configurations ranging from 1 to 16 CPUs, comparing between CB-L (from 12-way) and CB-L (from 8-way), as well as CB-S (from 12-way) and CB-S (from 8-way).
z900 versus z990

- Dark lines represent moving from a 12-way z900 to each of the first 16 z990s for CB-L (highest) and CB-S
- Light lines represent moving from an 8-way z900 to each of the first 16 z990s for CB-L (highest) and CB-S
- CB-L is worse than CB-S until there is one more CP on the z990 than on the z900; then they reverse
- CB-S is fairly close to old MIX MIPS, but CB-L is fairly close to LOWIO MIPS
z900 versus z990

Example 1 (moving across)
- Move from a 12-way z900 (2255 MIX MIPS) to an 8-way z990 (2293 MIX MIPS)
- CB-S gets 19% better performance than CB-L
- If you planned on CB-S performance and you got CB-L performance, you'd be disappointed

Example 2 (moving down)
- Move half of the workload from an 8-way z900 (1611 MIX MIPS) to a 2-way z990 (855 MIX MIPS)
- CB-S gets 36% higher capacity than CB-L

Example 3 (moving up)
- Move from an 8-way z900 (1611 MIX MIPS) to a 16-way z990 (5058 MIX MIPS)
- CB-S gets 21% lower capacity than CB-L
Latest z/OS 1.6 LSPRs

- zSeries LSPR Values for z/OS 1.6
  - Newly Published on July 26, 2005
  - Primitive LSPR workloads for zSeries:
    - CB-L – Commercial Batch
    - CB-J – Commercial Batch Java (new workload replacing CB-S)
    - OLTP-W – Online Web-enabled Processing
    - OLTP-T – Online Traditional Processing
    - WASDB – WebSphere

- Mixed workloads
  - Mixed –uses CB-J instead of CB-S, so MIPS appear higher
  - TI-Mix – Transaction-Intensive Mix
  - LoIO-Mix – Low I/O Mix (MIPS are more consistent)
Latest z/OS 1.6 LSPRs

- Changes in the LSPR values for z/OS 1.6
  - Changes: CB-J replaced CB-S so MIX MIPS appear higher; now includes z9-109 processors; published values for single image and for multi-image (LPAR) environments
  - New LSPR materials warn against using anybody’s CPU Chart
    - We obviously disagree about our CPU Chart, because we publish MIPS by workload and not just average MIPS. We agree about any CPU Chart that only publishes average MIPS – these will not be accurate or even close!

- **TUNING Letter** (2004 No. 2)
  - The entire issue on this topic is now available on our Web site (see Sample Issues)
  - IBM says it’s out of date. We don’t believe so. The concept of using Low I/O LSPR values is extremely important. It’s just that now IBM publishes LSPR values for Low I/O.
Latest z/OS 1.6 LSPRs

z990 Average MIPS Per CP

Number of CPs

- z/OS 1.4 - Single Image
- z/OS 1.6 - Single Image
- z/OS 1.6 - Multi-Image
- z/OS 1.4 - Single Image

Cheryl Watson – CMG 2005 – 501
Latest z/OS 1.6 LSPRs

- Analysis of ‘z990 Average MIPS Per CP’
  - From this chart, please note the following:
    - z/OS 1.6 single image MIPS for the z990 are higher than z/OS 1.4 values (primarily due to the replacement of CB-S by CB-J)
    - Multi-image MIPS are consistently lower than single image – as we would expect
  - BUT - Multi-image MIPS more accurately reflect what your installation will see
  - It’s important to begin using multi-image MIPS for your installation if you run multiple LPARs
Latest z/OS 1.6 LSPR(s)

z990 Low I/O MIPS Per CP

Number of CPs

- z/OS 1.4 - Single image
- z/OS 1.6 - Single Image
- z/OS 1.6 - Multi-image
Latest z/OS 1.6 LSPRs

- Analysis of ‘z990 Low I/O MIPS Per CP’
  - In our analysis, most installations match the profile of the ‘Low I/O’ workload
  - This chart is mainly to show that Low I/O MIPS are fairly consistent
  - Notice that multi-image MIPS are between 20 and 25 MIPS lower than single image
  - That means that you can’t compare your old z/OS 1.4 single image MIPS to the new z/OS 1.6 multi-image MIPS
  - BUT multi-image is closer to what you’ll really see
z990 versus z9-109

z/OS 1.6 MIPS Per CP

Number of CPs

- z9 - Single Image
- z9 - Multi-Image
- z990 Single Image
- z990 Multi-Image
z990 versus z9-109

- Analysis of ‘Average z/OS 1.6 MIPS Per CP’
  - This chart shows the difference in average MIPS per CP between the z9-109 and the z990
  - The z9-109 is about 35% faster than the z990 – that’s great!
  - Be aware of the difference between MIPS per CP and total MIPS
    - Example – a 2094-708 varies by 35 MIPS per CP between the single image and multi-image – but that’s a total of 280 MIPS
    - If you don’t first adjust to multi-image, then you may not get an accurate estimate of capacity
    - As noted before, you’ll really experience the multi-image effect
  - Do you see now how important it is to switch to multi-image MIPS or LSPRs at this point in time?
Important: zPCR!

- IBM has free tools for sizing
  - Marketing representatives can now use free internal tools for processor sizing studies (zPCR and CP2000)
  - Two new custom workloads:
    - Low I/O: harmonic mean of 60% CB-L, 20% OLTP-W, and 20% WASDB
      - Low I/O is defined as images that have fewer than 30 DASD SSCHs/Second per used MSU
    - TI-Mix: harmonic mean of 5% CB-L, 30% CB-J, 42% OLTP-W, and 25% OLTP-T
  - Most installations are in a low I/O environment
  - zPCR to be no cost to customers as of 4Q05 (WSC Flash10399)
Important: zPCR!

- zPCR is a Requirement for Capacity Planning
  - If you don't use zPCR or CP2000, you may be disappointed
  - IBM representative is required to run CP2000 prior to completing a contract for a z990
  - Our experience – the people at the site who confirm the capacity of a new machine have never heard of these tools
  - It's imperative that you get the tools and understand the results before confirming your hardware order
  - MIPS and LSPR tables don't take into account LPAR configuration
Latest LSPRs

- Thanks to IBM
  - www-1.ibm.com/servers/eserver/zseries/lspr/
  - New multi-image LSPR values will provide a much better view of capacity
  - New CB-J workload is much better than CB-S for today’s work
  - Free zPCR Tool should become mandatory before any upgrade

- Warning – It may take customers some time to get used to (and fully understand) the new multi-image LSPR values – stay tuned for future analysis
Recommendations

- Be especially cautious when moving to fewer CPs (this will apply to most z990 & z9-109 moves)
- Check out LPAR configurations before moving
- It's important to tune after the upgrade
- Don't use MIX MIPS as a basis for your expectations
- Check your I/O density before using any workloads, and if low, use the customized LOWIO workload for estimations – **Use zPCR from IBM!**
- It's important to understand workloads for sizing
- Remember IBM's 5% margin
Questions?

Contact:
email: technical@watsonwalker.com
Web site: www.watsonwalker.com

Material taken from Cheryl Watson's TUNING Letter 2004, No. 2, and reports produced by Cheryl Watson's BoxScore